Course  Links: What's New Lectures Projects Staff Project 1 Project 2 Project 3 Project 4 Project 3 Tutorial Tutorial 1 ModelSim Documentation C Documentation Unix Documentation Synopsys Documentation Verilog Documentation Vi Resources

STATE  MACHINE  DESIGN  STYLES One unclocked always block and one clocked always block. One unclocked always block to assign output and to assign next state. One clocked always block to update state register. moore1.v tb_moore1.v Two always blocks and a signal assignment statement. One unclocked always block to assign next state. One clocked always block to update state register. One signal assignment statement to assign output. moore2.v tb_moore2.v Two clocked always blocks and one unclocked always block. One clocked always block to update state register. One unclocked always block to assign next state. One clocked always block to register output. moore3.v tb_moore3.v One clocked always block. moore4.v tb_moore4.v Two unclocked always block and one clocked always block. One unclocked always block to assign output. One unclocked always block to assign next state. One clocked always block to update state register. moore5.v tb_moore5.v