Menu:

• Home
• Class Schedule
• FAQs
• Software Downloads
• Verilog Project
• Links to Verilog Documentations
• Final Project

Final Design Project

• Implementation of the SHA-1 (Secure Hash Algorithm): Given a message in external memory, compute a 160-bit hash value.

• Similar set up as Project 2 (RLE). Wait for Start_hash = 1. Read data from external memory, given by Message_addr[31:0], Message_size[31:0] in number of bytes. When finished, set Done = 1, set 160-bit hash value to output Hash[159:0].

• Same two design objectives. Objective 1 = min delay. Objective = 2 = min area*delay product.

• Here are the final project PPT slides.

• Here is the official IETF specification.

• Here is the Wikipedia page.

• Here are the SHA1_hash_interface.v module interface and SHA1_hash_testbench_v6.v testbench files for the SHA-1 final project.

  The SHA-1 testbench will report the cycle count from "start encrypt" to "done". Please use this cycle count in your final project report.

  IMPORTANT: Please use the cycle count results from SHA1_hash_testbench_v6.v to evaluate the Delay of your design.

  To test if your design works with different message sizes, please also provide simulation results for SHA1_hash_testbench_511.v This testbench has a message size = 511 bytes.

• Here is a notes page, which explains how to convert the little-endian representation in memory to a big-endian representation in your SHA1 algorithm. The testbenches SHA1_hash_testbench_v6.v and SHA1_hash_testbench_511.v have been set up to represent the message in memory in the little-endian format.

• Here is a hints page with some possible ideas for your final project.